Back ARM Cortex-A75 Catalan ARM Cortex-A75 Hungarian ARM Cortex-A75 Vietnamese ARM Cortex-A75 Chinese
| General information | |
|---|---|
| Launched | 2017 |
| Designed by | ARM Holdings |
| Max. CPU clock rate | to 3.0 GHz |
| Cache | |
| L1 cache | 128 KB (64 KB I-cache with parity, 64 KB D-cache) per core |
| L2 cache | 256–512 KB |
| L3 cache | 1–4 MB |
| Architecture and classification | |
| Application | Mobile Network Infrastructure Automotive designs Servers |
| Instruction set | ARMv8.2-A |
| Physical specifications | |
| Cores |
|
| Products, models, variants | |
| Product code name |
|
| History | |
| Predecessors | ARM Cortex-A73 ARM Cortex-A72 ARM Cortex-A17 |
| Successor | ARM Cortex-A76 |
The ARM Cortex-A75 is a central processing unit implementing the ARMv8.2-A 64-bit instruction set designed by ARM Holdings's Sophia design centre. The Cortex-A75 is a 3-wide decode out-of-order superscalar pipeline.[1] The Cortex-A75 serves as the successor of the Cortex-A73, designed to improve performance by 20% over the A73 in mobile applications while maintaining the same efficiency.[2]
- ^ "Cortex-A75". Cortex-A75. ARM Holdings. Retrieved 10 July 2017.
- ^ Humrick, Matt (29 May 2017). "Exploring Dynamiq and ARM's New CPUs". Anandtech. Retrieved 10 July 2017.