Back ARM Cortex-A78 Catalan ARM Cortex-A78 Spanish ARM Cortex-A78 Hungarian ARM Cortex-A78 Turkish ARM Cortex-A78 Chinese
| General information | |
|---|---|
| Launched | 2020 |
| Designed by | ARM Ltd. |
| Performance | |
| Max. CPU clock rate | 2.4 GHz to 3.0 GHz in phones and 3.3 GHz in tablets/laptops |
| Cache | |
| L1 cache | 32–64 KB (parity)
32kb L1 Instruction cache and 32kb L1 Data cache. or 64kb L1 Instruction cache and 64kb L1 Data cache. |
| L2 cache | 256–512 (private L2 ECC) KiB |
| L3 cache | Optional, 512 KB to 4 MB (up to 8 MB) with Cortex-X1 |
| Architecture and classification | |
| Microarchitecture | ARM Cortex-A78 |
| Instruction set | ARMv8-A |
| Extensions | |
| Physical specifications | |
| Cores |
|
| Products, models, variants | |
| Product code name |
|
| Variant | |
| History | |
| Predecessor | ARM Cortex-A77 |
| Successor | ARM Cortex-A710 |
The ARM Cortex-A78 is a central processing unit implementing the ARMv8.2-A 64-bit instruction set designed by ARM Ltd.'s Austin centre.[1]
- ^ "Cortex-A78". Arm Developer. Retrieved 2020-07-01.